

# PCM510xA 2.1 V<sub>RMS</sub> DirectPath™, 112/106/100 dB Audio Stereo DAC with PLL and 32-bit, 384 kHz PCM Interface

## 1 Features

- Qualified in accordance with AEC-Q100
- Direct Line Level 2.1V<sub>RMS</sub> output
- Ultra Low Out-of-Band Noise
- No DC Blocking Capacitors Required
- Intelligent Muting System; Soft Up or Down Ramp and Analog Mute For 120dB Mute SNR
- Integrated High-Performance Audio PLL With BCK Reference To Generate SCK Internally
- Small 20-pin TSSOP Package
- Accepts 16-, 24-, And 32-Bit Audio Data
- PCM Data Formats: I<sup>2</sup>S, Left-Justified
- Automatic Power-Save Mode When LRCK And BCK Are Deactivated.
- 1.8 V or 3.3 V Failsafe LVCMOS Digital Inputs
- Hardware Configuration
- Single Supply Operation:
  - 3.3V Analog, 1.8 V or 3.3 V Digital


## 2 Applications

- A/V Receivers, DVD, BD Players
- Automotive Infotainment and Telematics
- HDTV Receivers

## 3 Description

The PCM510xA devices are a family of monolithic CMOS integrated circuits that include a stereo digital-to-analog converter and additional support circuitry in a small TSSOP package. The PCM510xA uses the latest generation of TI's advanced segment-DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter.

## 4 Simplified System Diagram



Using Directpath™ charge-pump technology, the PCM510xA provides 2.1 V<sub>RMS</sub> ground centered outputs, allowing designers to eliminate DC blocking capacitors on the output, as well as external muting circuits traditionally associated with single supply line drivers.

The integrated line driver surpasses all other charge-pump based line drivers by supporting loads down to 1 kΩ.

The integrated PLL on the device removes the requirement for a system clock (commonly known as master clock), allowing a 3-wire I<sup>2</sup>S connection and reducing system EMI.

Intelligent clock error and PowerSense under voltage protection utilizes a two level mute system for pop-free performance.

Compared with many conventional switched capacitor DAC architectures, the PCM510xA family offers up to 20 dB lower out-of-band noise, reducing EMI and aliasing in downstream amplifiers/ADCs. (from traditional 100 kHz OBN measurements all the way to 3 MHz)

A block diagram for the product family can be found in [Functional Block Diagram](#).

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
PCM5102	TSSOP (20)	5.50mm × 4.40mm
PCM5101		
PCM5100		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## Table of Contents

<b>1</b>	<b>Features</b> .....	<b>1</b>	9.4	Device Functional Modes.....	<b>26</b>
<b>2</b>	<b>Applications</b> .....	<b>1</b>	<b>10</b>	<b>Applications and Implementation</b> .....	<b>27</b>
<b>3</b>	<b>Description</b> .....	<b>1</b>	10.1	Application Information.....	<b>27</b>
<b>4</b>	<b>Simplified System Diagram</b> .....	<b>1</b>	<b>11</b>	<b>Power Supply Recommendations</b> .....	<b>29</b>
<b>5</b>	<b>Revision History</b> .....	<b>2</b>	11.1	Power Supply Distribution and Requirements .....	<b>29</b>
<b>6</b>	<b>Device Comparison</b> .....	<b>3</b>	11.2	Recommended Powerdown Sequence.....	<b>30</b>
<b>7</b>	<b>Pin Configuration and Functions</b> .....	<b>4</b>	11.3	External Power Sense Undervoltage Protection mode (supported only when DVDD = 3.3V) .....	<b>32</b>
<b>8</b>	<b>Specifications</b> .....	<b>5</b>	11.4	Power-On Reset Function.....	<b>33</b>
8.1	Absolute Maximum Ratings .....	<b>5</b>	11.5	PCM510xA Power Modes .....	<b>35</b>
8.2	ESD Ratings .....	<b>5</b>	<b>12</b>	<b>Layout</b> .....	<b>36</b>
8.3	Recommended Operating Conditions.....	<b>5</b>	12.1	Layout Guidelines .....	<b>36</b>
8.4	Thermal Information .....	<b>5</b>	<b>13</b>	<b>Device and Documentation Support</b> .....	<b>37</b>
8.5	Electrical Characteristics.....	<b>6</b>	13.1	Related Links .....	<b>37</b>
8.6	Timing Requirements.....	<b>10</b>	13.2	Community Resources.....	<b>37</b>
8.7	Timing Requirements, XSM T.....	<b>10</b>	13.3	Trademarks .....	<b>37</b>
8.8	Typical Characteristics.....	<b>11</b>	13.4	Electrostatic Discharge Caution.....	<b>37</b>
<b>9</b>	<b>Detailed Description</b> .....	<b>13</b>	<b>14</b>	<b>Mechanical, Packaging, and Orderable Information</b> .....	<b>37</b>
9.1	Overview .....	<b>13</b>	14.1	Mechanical Data .....	<b>37</b>
9.2	Functional Block Diagram .....	<b>13</b>			
9.3	Feature Description.....	<b>13</b>			

## 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (September 2012) to Revision B	Page
• Added ESD Rating table, Detailed Description section, Application and Implementation section, Power Supply Recommendations section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information.....	<b>1</b>
• Added items to show 1.8V DVDD capability .....	<b>1</b>
• Changed the <a href="#">Features</a> list. ....	<b>1</b>
• Changed "Operating Temperature Range " to "Operating Junction Temperature Range " .....	<b>5</b>
• Deleted redundant PLL specification.....	<b>5</b>
• Deleted "Intelligent clock error and ", "... for pop-free performance".....	<b>13</b>
• Clarified clock generation explanation.....	<b>24</b>
• Clarified external SCK discussion. ....	<b>25</b>
• Deleted "The PCM510xA disables the internal PLL when an external SCK is supplied;" .....	<b>25</b>

Changes from Revision Initial (May 2012) to Revision A	Page
• Changed layout of first two pages .....	<b>1</b>
• Changed "VOUT = -1 dB" to " -1 dBFS" in THD+N.....	<b>7</b>
• Changed reference to correct footnote.....	<b>9</b>
• Changed t <sub>SCKH</sub> and t <sub>SCKL</sub> values to 9ns.....	<b>10</b>
• Removed 48kHz sample rate with PLL-generated clock.....	<b>25</b>

## 6 Device Comparison

### Differences Between PCM510xA Devices


Part Number	Dynamic Range	SNR	THD
PCM5102A	112dB	112dB	-93dB
PCM5101A	106dB	106dB	-92dB
PCM5100A	100dB	100dB	-90dB

### Typical Performance (3.3 V Power Supply)

PARAMETER	PCM5102/ PCM5101 / PCM5100
SNR	112 / 100dB
Dynamic Range	112 / 100dB
THD+N at - 1dBFS	-93dB
Full Scale Differential Output	4.2V <sub>RMS</sub> (GND center)
Normal 8x Oversampling Digital Filter Latency: 20t <sub>S</sub>	
Low Latency 8x Oversampling Digital Filter Latency: 3.5t <sub>S</sub>	
Sampling Frequency	8kHz to 384kHz
System Clock Multiples (f <sub>CLK</sub> ): 64, 128, 192, 256, 384, 512, 768, 1024, 1152, 1536, 2048, 3072; up to 50 MHz	

## 7 Pin Configuration and Functions

**PW 20-Pin Package  
(Top View)**



**Pin Functions**

PIN		I/O	DESCRIPTION
NAME	NO.		
CPVDD	1	—	Charge pump power supply, 3.3V
CAPP	2	O	Charge pump flying capacitor terminal for positive rail
CPGND	3	—	Charge pump ground
CAPM	4	O	Charge pump flying capacitor terminal for negative rail
VNEG	5	O	Negative charge pump rail terminal for decoupling, -3.3V
OUTL	6	O	Analog output from DAC left channel
OUTR	7	O	Analog output from DAC right channel
AVDD	8	—	Analog power supply, 3.3V
AGND	9	—	Analog ground
DEMP	10	I	De-emphasis control for 44.1kHz sampling rate <sup>(1)</sup> : Off (Low) / On (High)
FLT	11	I	Filter select : Normal latency (Low) / Low latency (High)
SCK	12	I	System clock input <sup>(1)</sup>
BCK	13	I	Audio data bit clock input <sup>(1)</sup>
DIN	14	I	Audio data input <sup>(1)</sup>
LRCK	15	I	Audio data word clock input <sup>(1)</sup>
FMT	16	I	Audio format selection : I <sup>2</sup> S (Low) / Left justified (High)
XSMT	17	I	Soft mute control <sup>(1)</sup> : Soft mute (Low) / soft un-mute (High)
LDOO	18	—	Internal logic supply rail terminal for decoupling, or external 1.8V supply terminal
DGND	19	—	Digital ground
DVDD	20	—	Digital power supply, 1.8V or 3.3V

(1) Failsafe LVCMOS Schmitt trigger input

## 8 Specifications

### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply Voltage	AVDD, CPVDD, DVDD	-0.3	3.9	V
	LDOO with DVDD at 1.8V	-0.3	2.25	
Digital Input Voltage	DVDD at 1.8V	-0.3	2.25	
	DVDD at 3.3V	-0.3	3.9	
Analog Input Voltage		-0.3	3.9	
Storage Temperature, T <sub>stg</sub>		-40	85	°C
Storage Temperature, T <sub>stg</sub>	Q1 devices	-40	125	

### 8.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 8.3 Recommended Operating Conditions

				MIN	NOM	MAX	UNIT
AVDD	Analog power supply voltage range	Referenced to AGND <sup>(1)</sup>	VCOM mode	3.0	3.3	3.46	V
			VREF mode	3.2	3.3	3.46	
DVDD	Digital power supply voltage range	Referenced to DGND <sup>(1)</sup>	1.8V DVDD	1.65	1.8	1.95	V
			3.3V DVDD	3.1	3.3	3.46	
CPVDD	Charge pump supply voltage range	Referenced to CPGND <sup>(1)</sup>		3.1	3.3	3.46	V
MCLK	Master Clock Frequency					50	MHz
LOL, LOR	Stereo line output load resistance			2	10		kΩ
C <sub>Lout</sub>	Digital output load capacitance				10		pF
T <sub>J</sub>	Operating Junction Temperature Range			-25		85	°C

(1) All grounds on board are tied together; they must not differ in voltage by more than 0.2V max, for any combination of ground signals.

### 8.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		PW	UNIT
		20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	91.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	25.3	
R <sub>θJB</sub>	Junction-to-board thermal resistance	42.0	
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.0	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	41.5	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 8.5 Electrical Characteristics

All specifications at  $T_A = 25^\circ\text{C}$ ,  $AV_{DD} = CPV_{DD} = DV_{DD} = 3.3\text{ V}$ ,  $f_S = 48\text{ kHz}$ , system clock =  $512 f_S$  and 24-bit data unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution		16	24	32	Bits
<b>Data Format (PCM Mode)</b>						
	Audio data bit length		16	24	32	Bits
$f_S^{(1)}$	Sampling frequency		8		384	kHz
$f_{SCK}$	System clock frequency	Clock multiples: 64, 128, 192, 256, 384, 512, 768, 1024, 1152, 1536, 2048, or 3072			50	MHz
<b>Digital Input/Output for non-Q1 devices</b>						
Logic Family: 3.3V LVCMOS compatible						
$V_{IH}$	Input logic level		$0.7 \times DV_{DD}$		$0.3 \times DV_{DD}$	V
$V_{IL}$						
$I_{IH}$	Input logic current	$V_{IN} = V_{DD}$			10	$\mu\text{A}$
$I_{IL}$		$V_{IN} = 0\text{V}$			-10	
$V_{OH}$	Output logic level	$I_{OH} = -4\text{mA}$	$0.8 \times DV_{DD}$		$0.22 \times DV_{DD}$	V
$V_{OL}$		$I_{OL} = 4\text{mA}$				
Logic Family 1.8V LVCMOS compatible						
$V_{IH}$	Input logic level		$0.7 \times DV_{DD}$		$0.3 \times DV_{DD}$	V
$V_{IL}$						
$I_{IH}$	Input logic current	$V_{IN} = V_{DD}$			10	$\mu\text{A}$
$I_{IL}$		$V_{IN} = 0\text{V}$			-10	
$V_{OH}$	Output logic level	$I_{OH} = -2\text{mA}$	$0.8 \times DV_{DD}$		$0.22 \times DV_{DD}$	V
$V_{OL}$		$I_{OL} = 2\text{mA}$				
<b>Digital Input/Output for Q1 devices</b>						
Logic Family: 3.3V LVCMOS compatible						
$V_{IH}$	Input logic level		$0.7 \times DV_{DD}$		$0.3 \times DV_{DD}$	V
$V_{IL}$						
$I_{IH}$	Input logic current	$V_{IN} = V_{DD}$			10	$\mu\text{A}$
$I_{IL}$		$V_{IN} = 0\text{V}$			-10	
$V_{OH}$	Output logic level	$I_{OH} = -4\text{mA}$	$0.8 \times DV_{DD}$		$0.22 \times DV_{DD}$	V
$V_{OL}$		$I_{OL} = 4\text{mA}$				
Logic Family 1.8V LVCMOS compatible						
$V_{IH}$	Input logic level		$0.7 \times DV_{DD}$		$0.3 \times DV_{DD}$	V
$V_{IL}$						
$I_{IH}$	Input logic current	$V_{IN} = V_{DD}$			10	$\mu\text{A}$
$I_{IL}$		$V_{IN} = 0\text{V}$			-10	
$V_{OH}$	Output logic level	$I_{OH} = -2\text{mA}$	$0.8 \times DV_{DD}$		$0.3 \times DV_{DD}$	V
$V_{OL}$		$I_{OL} = 2\text{mA}$				

(1) One sample time  $t_s$  defined as the reciprocal of the sampling frequency.  $1t_s = 1/f_S$

## Electrical Characteristics (continued)

All specifications at  $T_A = 25^\circ\text{C}$ ,  $AV_{DD} = CPV_{DD} = DV_{DD} = 3.3\text{ V}$ ,  $f_S = 48\text{ kHz}$ , system clock =  $512 f_S$  and 24-bit data unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>Dynamic Performance (PCM Mode)<sup>(2)(3)</sup></b>							
THD+N at -1 dBFS <sup>(3)</sup>	$f_S = 48\text{kHz}$	PCM5102		-93		-83	
		PCM5101		-92		-82	
		PCM5100		-90		-80	
	$f_S = 96\text{kHz}$	PCM5102		-93			
		PCM5101		-92			
		PCM5100		-90			
	$f_S = 192\text{kHz}$	PCM5102		-93			
		PCM5101		-92			
		PCM5100		-90			
Dynamic range <sup>(3)</sup>	EIAJ, A-weighted, $f_S = 48\text{kHz}$	PCM5102		106	112	dB	
		PCM5101		100	106		
		PCM5100		95	100		
	EIAJ, A-weighted, $f_S = 96\text{kHz}$	PCM5102		112			
		PCM5101		106			
		PCM5100		100			
	EIAJ, A-weighted, $f_S = 192\text{kHz}$	PCM5102		112			
		PCM5101		106			
		PCM5100		100			
Signal-to-noise ratio <sup>(3)</sup>	EIAJ, A-weighted, $f_S = 48\text{kHz}$	PCM5102		112			
		PCM5101		106			
		PCM5100		100			
	EIAJ, A-weighted, $f_S = 96\text{kHz}$	PCM5102		112			
		PCM5101		106			
		PCM5100		100			
	EIAJ, A-weighted, $f_S = 192\text{kHz}$	PCM5102		112			
		PCM5101		106			
		PCM5100		100			
Signal to noise ratio with analog mute <sup>(3)(4)</sup>	EIAJ, A-weighted, $f_S = 48\text{kHz}$		113	123			
	EIAJ, A-weighted, $f_S = 96\text{kHz}$			123			
	EIAJ, A-weighted, $f_S = 192\text{kHz}$			123			
Channel Separation	$f_S = 48\text{ kHz}$	PCM5102		100	109		
		PCM5101		95	103		
		PCM5100		90	97		
	$f_S = 96\text{kHz}$	PCM5102		109			
		PCM5101		103			
		PCM5100		97			
	$f_S = 192\text{kHz}$	PCM5102		109			
		PCM5101		103			
		PCM5100		97			

(2) Filter condition: THD+N: 20Hz HPF, 20kHz AES17 LPF Dynamic range: 20Hz HPF, 20kHz AES17 LPF, A-weighted Signal-to-noise ratio: 20Hz HPF, 20kHz AES17 LPF, A-weighted Channel separation: 20Hz HPF, 20kHz AES17 LPF Analog performance specifications are measured using the System Two Cascade™ audio measurement system by Audio Precision™ in the RMS mode.

(3) Output load is 10kΩ, with 470Ω output resistor and a 2.2nF shunt capacitor (see recommended output filter).

(4) Assert XSMT or both L-ch and R-ch PCM data are BPZ

## Electrical Characteristics (continued)

All specifications at  $T_A = 25^\circ\text{C}$ ,  $AV_{DD} = CPV_{DD} = DV_{DD} = 3.3\text{ V}$ ,  $f_S = 48\text{ kHz}$ , system clock =  $512 f_S$  and 24-bit data unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Analog Output</b>						
	Output voltage			2.1		$V_{RMS}$
	Gain error		-6	$\pm 2$	6	% of FSR
	Gain error on Q1 Devices		-7	$\pm 2$	7	% of FSR
	Gain mismatch, channel-to-channel		-6	$\pm 2$	6	% of FSR
	Gain mismatch, channel-to-channel on Q1 Devices		-6	$\pm 2$	6	% of FSR
	PCM5100/1 Bipolar zero error	At bipolar zero	-5	$\pm 1$	5	mV
	PCM5102 Bipolar zero error	At bipolar zero	-2	$\pm 1$	2	mV
	Load impedance		1			k $\Omega$
<b>Filter Characteristics–1: Normal</b>						
	Pass band				$0.45f_S$	
	Stop band		$0.55f_S$			
	Stop band attenuation		-60			dB
	Pass-band ripple				$\pm 0.02$	
	Delay time			$20t_S$		s
<b>Filter Characteristics–2: Low Latency</b>						
	Pass band				$0.47f_S$	
	Stop band		$0.55f_S$			
	Stop band attenuation		-52			dB
	Pass-band ripple				$\pm 0.0001$	
	Delay time			$3.5t_S$		s
<b>Power Supply Requirements</b>						
$DV_{DD}$	Digital supply voltage	Target $DV_{DD} = 1.8\text{V}$	1.65	1.8	1.95	VDC
$DV_{DD}$	Digital supply voltage	Target $DV_{DD} = 3.3\text{V}$	3	3.3	3.6	VDC
$AV_{DD}$	Analog supply voltage		3	3.3	3.6	
$CPV_{DD}$	Charge-pump supply voltage		3	3.3	3.6	
$I_{DD}$	$DV_{DD}$ supply current at $1.8\text{V}^{(5)}$	$f_S = 48\text{kHz}$		7		
		$f_S = 96\text{kHz}$		8		
		$f_S = 192\text{kHz}$		9		
$I_{DD}$	$DV_{DD}$ supply current at $1.8\text{V}^{(6)}$	$f_S = 48\text{kHz}$		7		mA
		$f_S = 96\text{kHz}$		8		
		$f_S = 192\text{kHz}$		9		
$I_{DD}$	$DV_{DD}$ supply current at $1.8\text{V}^{(7)}$			0.3		mA
$I_{DD}$	$DV_{DD}$ supply current at $3.3\text{V}^{(5)}$	$f_S = 48\text{kHz}$		7	12	mA
		$f_S = 96\text{kHz}$		8		
		$f_S = 192\text{kHz}$		9		
$I_{DD}$	$DV_{DD}$ supply current at $3.3\text{V}^{(6)}$	$f_S = 48\text{kHz}$		8	13	mA
		$f_S = 96\text{kHz}$		9		
		$f_S = 192\text{kHz}$		10		
$I_{DD}$	$DV_{DD}$ supply current at $3.3\text{V}^{(7)}$			0.5	0.8	mA
$I_{CC}$	$AV_{DD} / CPV_{DD}$ Supply Current <sup>(5)</sup>	$f_S = 48\text{kHz}$		11	16	mA
		$f_S = 96\text{kHz}$		11		
		$f_S = 192\text{kHz}$		11		
$I_{CC}$	$AV_{DD} / CPV_{DD}$ Supply Current <sup>(6)</sup>	$f_S = 48\text{kHz}$		22	32	mA
		$f_S = 96\text{kHz}$		22		
		$f_S = 192\text{kHz}$		22		

(5) Input is Bipolar Zero data.

(6) Input is 1kHz -1dBFS data

(7) Power Down Mode



## Electrical Characteristics (continued)

All specifications at  $T_A = 25^\circ\text{C}$ ,  $AV_{DD} = CPV_{DD} = DV_{DD} = 3.3\text{ V}$ ,  $f_S = 48\text{ kHz}$ , system clock =  $512 f_S$  and 24-bit data unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CC}$	$AV_{DD} / CPV_{DD}$ Supply Current <sup>(7)</sup>	$f_S = n/a$		0.2	0.4	mA
	Power Dissipation, $DV_{DD} = 1.8\text{V}^{(5)}$	$f_S = 48\text{kHz}$		48.9	185	mW
		$f_S = 96\text{kHz}$		50.7		
		$f_S = 192\text{kHz}$		52.5		
	Power Dissipation, $DV_{DD} = 1.8\text{V}^{(6)}$	$f_S = 48\text{kHz}$		85.2	187	mW
		$f_S = 96\text{kHz}$		87		
		$f_S = 192\text{kHz}$		88.8		
	Power Dissipation, $DV_{DD} = 1.8\text{V}^{(7)}$	$f_S = n/a$ (Power Down Mode)		1.2		mW
	Power Dissipation, $DV_{DD} = 3.3\text{V}^{(5)}$	$f_S = 48\text{kHz}$		59.4	92.4	mW
		$f_S = 96\text{kHz}$		62.7		
		$f_S = 192\text{kHz}$		66		
	Power Dissipation, $DV_{DD} = 3.3\text{V}^{(6)}$	$f_S = 48\text{kHz}$		99	148.5	mW
		$f_S = 96\text{kHz}$		102.3		
		$f_S = 192\text{kHz}$		105.6		
	Power Dissipation, $DV_{DD} = 3.3\text{V}^{(7)}$	$f_S = n/a$ (Power Down Mode)		2.3	4	mW

## 8.6 Timing Requirements

Figure 1 shows the timing requirements for the system clock input. For optimal performance, use a clock source with low phase jitter and noise.

		MIN	TYP	MAX	UNIT
$t_{SCY}$	System clock pulse cycle time	20		1000	ns
$t_{SCKH}$	System clock pulse width, High	DVDD = 1.8V	8		ns
		DVDD = 3.3V	9		
$t_{SCKL}$	System clock pulse width, Low	DVDD = 1.8V	8		ns
		DVDD = 3.3V	9		




Figure 1. Timing Requirements for SCK Input

## 8.7 Timing Requirements, XSMT

		MIN	TYP	MAX	UNIT
$t_r$	Rise time			20	ns
$t_f$	Fall time			20	ns




Figure 2. XSMT Timing for Soft Mute and Soft Un-Mute

### 8.8 Typical Characteristics

All specifications at  $T_A = 25^\circ\text{C}$ ,  $AV_{DD} = CPV_{DD} = DV_{DD} = 3.3\text{V}$ ,  $f_s = 48\text{kHz}$ , system clock =  $512 f_s$  and 24-bit data unless otherwise noted.




Figure 3. 1 THD+N versus Input Level




Figure 4. 2 THD+N versus Input Level




Figure 5. 1 FFT Plot At -60db Input




Figure 6. 2 FFT Plot At -60db Input




Figure 7. 1 FFT Plot At Bipolar Zero Data (BPZ)




Figure 8. 2 FFT Plot at BPZ

## Typical Characteristics (continued)

All specifications at  $T_A = 25^\circ\text{C}$ ,  $AV_{DD} = CPV_{DD} = DV_{DD} = 3.3\text{V}$ ,  $f_S = 48\text{kHz}$ , system clock =  $512 f_S$  and 24-bit data unless otherwise noted.




Figure 9. 1 FFT Plot at BPZ With Analog Mute (Amute)




Figure 10. 2 FFT Plot at BPZ With Amute




Figure 11. 1 FFT Plot at -60dB to 300khz




Figure 12. 2 FFT Plot at -60dB to 300khz

## 9 Detailed Description

### 9.1 Overview


The integrated PLL on the device provided adds the flexibility to remove the system clock (commonly known as master clock), allowing a 3-wire I<sup>2</sup>S connection and reducing system EMI.

Powersense undervoltage protection utilizes a two-level mute system. Upon clock error or system power failure, the device digitally attenuates the data (or last known good data), then mutes the analog circuit.

Compared with existing DAC technology, the PCM510xA offers up to 20dB lower out-of-band noise, reducing EMI and aliasing in downstream amplifiers/ADCs. (from traditional 100kHz OBN measurements all the way to 3MHz).

The PCM510xA accepts industry-standard audio data formats with 16- to 32-bit data. Sample rates up to 384kHz are supported.

### 9.2 Functional Block Diagram



### 9.3 Feature Description

#### 9.3.1 Terminology

Sampling frequency is symbolized by " $f_s$ ". Full scale is symbolized by "FS". Sample time as a unit is symbolized by " $t_s$ ".

## Feature Description (continued)

### 9.3.2 Audio Data Interface

#### 9.3.2.1 Audio Serial Interface

The audio interface port is a 3-wire serial port with the signals LRCK, BCK, and DIN. BCK is the serial audio bit clock, used to clock the serial data present on DIN into the serial shift register of the audio interface. Serial data is clocked into the PCM510xA on the rising edge of BCK. LRCK is the serial audio left/right word clock. LRCK polarity for Left/Right is given by the format selected.

**Table 1. PCM510xA Audio Data Formats, Bit Depths and Clock Rates**

CONTROL MODE	FORMAT	DATA BITS	MAX LRCK FREQUENCY [f <sub>s</sub> ]	SCK RATE [x f <sub>s</sub> ]	BCK RATE [x f <sub>s</sub> ]
Hardware Control	I <sup>2</sup> S/LJ	32, 24, 20, 16	Up to 192kHz	128 – 3072 (≤50MHz)	64, 48, 32
			384kHz	64, 128	64, 48, 32

The PCM510xA requires the synchronization of LRCK and system clock, but does not need a specific phase relation between LRCK and system clock.

If the relationship between LRCK and system clock changes more than ±5 SCK, internal operation is initialized within one sample period and analog outputs are forced to the bipolar zero level until resynchronization between LRCK and system clock is completed.

If the relationship between LRCK and BCK are invalid more than 4 LRCK periods, internal operation is initialized within one sample period and analog outputs are forced to the bipolar zero level until resynchronization between LRCK and BCK is completed.

### 9.3.2.2 PCM Audio Data Formats

The PCM510xA supports industry-standard audio data formats, including standard I<sup>2</sup>S and left-justified. Data formats are selected using the FMT (pin 16), Low for I<sup>2</sup>S, and High for Left-justified. All formats require binary 2s-complement, MSB-first audio data; up to 32-bit audio data is accepted.





Figure 13. Left Justified Audio Data Format



I<sup>2</sup>S Data Format; L-channel = LOW, R-channel = HIGH

Figure 14. I<sup>2</sup>S Audio Data Format

### 9.3.2.3 Zero Data Detect

The PCM510xA has a zero-data detect function. When the device detects continuous zero data, it enters a full analog mute condition. The PCM510xA counts zero data over 1024 LRCKs (21ms @ 48kHz) before setting analog mute.

In Hardware mode, the device uses default values.

### 9.3.3 XSMT Pin (Soft Mute / Soft Un-Mute)

An external digital host controls the PCM510xA soft mute function by driving the XSMT pin with a specific minimum rise time ( $t_r$ ) and fall time ( $t_f$ ) for soft mute and soft un-mute. The PCM510xA requires  $t_r$  and  $t_f$  times of less than 20ns. In the majority of applications, this is no problem, however, traces with high capacitance may have issues.

When the XSMT pin is shifted from high to low (3.3V to 0V), a soft digital attenuation ramp begins. -1dB attenuation is then applied every sample time from 0dBFS to  $-\infty$ . The soft attenuation ramp takes 104 samples.

When the XSMT pin is shifted from low to high (0V to 3.3V), a soft digital “un-mute” is started. 1dB gain steps are applied every sample time from  $-\infty$  to 0dBFS. The un-mute takes 104 samples.

In systems where XSMT is not required, it can be directly connected to AVDD.



### 9.3.4 Audio Processing

#### 9.3.4.1 Interpolation Filter

The PCM510xA provides 2 types of interpolation filter. Users can select which filter to use by using the FLT pin (pin11)


**Table 2. Digital Interpolation Filter Options**

FLT Pin	Description
0	FIR Normal x8/x4/x2/x1 Interpolation Filters
1	IIR Low Latency x8/x4/x2/x1 Interpolation Filters

The Normal x8/x4/x2/x1(bypass) Interpolation filter is programmed in 256 cycles in 1 sample time ( $t_s$ ) for sample rates from 8kHz to 384kHz.

**Table 3. Normal x8 Interpolation Filter**

Parameter	Condition	Value (Typ)	Value (Max)	Units
Filter Gain Pass Band	0 ..... 0.45 $f_s$		$\pm 0.02$	dB
Filter Gain Stop Band	0.55 $f_s$ ..... 7.455 $f_s$	-60		dB
Filter Group Delay		22 $t_s$		s









Figure 17. Normal x8 Interpolation Filter Passband Ripple

The Normal x4/x2/x1(bypass) Interpolation filter is programmed in 256 cycles in 1 sample time ( $t_s$ ) for sample rates from 8kHz to 384kHz.

**Table 4. Normal x4 Interpolation Filter**




Parameter	Condition	Value (Typ)	Value (Max)	Units
Filter Gain Pass Band	0 ..... 0.45 $f_s$		$\pm 0.02$	dB
Filter Gain Stop Band	0.55 $f_s$ ..... 7.455 $f_s$	-60		dB
Filter Group Delay		22 $t_s$		s



Normal x2 / x1(bypass) Interpolation filter is programmed in 256 cycles in 1 sample time ( $t_s$ ) for sample rates from 8kHz to 384kHz.

**Table 5. Normal x2 Interpolation Filter**


Parameter	Condition	Value (Typ)	Value (Max)	Units
Filter Gain Pass Band	0 ..... 0.45 $f_s$		$\pm 0.02$	dB
Filter Gain Stop Band	0.55 $f_s$ ..... 7.455 $f_s$	-60		dB
Filter Group Delay		22 $t_s$		s



The low-latency x8 / x4 / x2 / x1(bypass) Interpolation filter is programmed in 256 cycles 1 sample time ( $t_s$ ) for sample rates from 8kHz to 384kHz.


**Table 6. Low latency x8 Interpolation Filter**

Parameter	Condition	Value (Typ)	Units
Filter Gain Pass Band	0 ..... 0.45 $f_s$	$\pm 0.0001$	dB
Filter Gain Stop Band	0.55 $f_s$ ..... 7.455 $f_s$	-52	dB
Filter Group Delay		3.5 $t_s$	s



**Figure 24. Low latency x8 Interpolation Filter Frequency Response**




**Figure 25. Low latency x8 Interpolation Filter Impulse Response**



**Figure 26. Low latency x8 Interpolation Filter Passband Ripple**




**Table 7. Low latency x4 Interpolation Filter**

Parameter	Condition	Value (Typ)	Units
Filter Gain Pass Band	0 ..... 0.45f <sub>S</sub>	±0.0001	dB
Filter Gain Stop Band	0.55f <sub>S</sub> ..... 3.455f <sub>S</sub>	-52	dB
Filter Group Delay		3.5t <sub>S</sub>	s



**Table 8. Low latency x2 Interpolation Filter**

Parameter	Condition	Value (Typ)	Units
Filter Gain Pass Band	0 ..... 0.45f <sub>S</sub>	±0.0001	dB
Filter Gain Stop Band	0.55f <sub>S</sub> ..... 1.455f <sub>S</sub>	-52	dB
Filter Group Delay		3.5t <sub>S</sub>	s



### 9.3.5 Reset and System Clock Functions

#### 9.3.5.1 Clocking Overview

The PCM510xA devices have flexible systems for clocking. Internally, the device requires a number of clocks, mostly at related clock rates to function correctly. All of these clocks can be derived from the Serial Audio Interface in one form or another.

The data flows at the sample rate ( $f_s$ ). Once the data is brought into the serial audio interface, it gets processed, interpolated and modulated all the way to  $128 \times f_s$  before arriving at the current segments for the final digital to analog conversion.

The Serial Audio Interface typically has 4 connections SCK (System Master Clock), BCK (Bit Clock), LRCK (Left Right Word Clock) and Data. The device has an internal PLL that is used to take either SCK or BCK and create the higher rate clocks required by the and the DAC clock.

#### 9.3.5.2 Clock Slave Mode With Master Clock (SCK) Input (4 Wire I<sup>2</sup>S)

The PCM510xA requires a system clock to operate the digital interpolation filters and advanced segment DAC modulators. The system clock is applied at the SCK input and supports up to 50MHz. The PCM510xA system-clock detection circuit automatically senses the system-clock frequency. Common audio sampling frequencies in the bands of 8kHz, 16kHz, (32kHz - 44.1kHz - 48kHz), (88.2kHz - 96kHz), (176.4kHz -192kHz), and 384kHz with  $\pm 4\%$  tolerance are supported. **Values in the parentheses are "grouped" when detected, e.g. 88.2kHz and 96kHz are detected as "double rate", 32kHz, 44.1kHz and 48kHz will be detected as "single rate".**

The sampling frequency detector sets the clock for the digital filter, Delta Sigma Modulator (DSM) and the Negative Charge Pump (NCP) automatically. [Table 9](#) shows examples of system clock frequencies for common audio sampling rates.

SCK rates that are not common to standard audio clocks, between 1MHz and 50MHz, are only supported in software mode, available only in the PCM512x, PCM514x, and PCM5242 devices, by configuring various PLL and clock-divider registers. This programmability allows the device to become a clock master and drive the host serial port with LRCK and BCK, from a non-audio related clock (for example, using 12MHz to generate 44.1kHz (LRCK) and 2.8224MHz (BCK) ).

**Table 9. System Master Clock Inputs for Audio Related Clocks**

Sampling Frequency	System Clock Frequency ( $f_{SCK}$ ) (MHz)											
	64 $f_s$	128 $f_s$	192 $f_s$	256 $f_s$	384 $f_s$	512 $f_s$	768 $f_s$	1024 $f_s$	1152 $f_s$	1536 $f_s$	2048 $f_s$	3072 $f_s$
8 kHz	– <sup>(1)</sup>	1.0240 <sup>(2)</sup>	1.5360 <sup>(2)</sup>	2.0480	3.0720	4.0960	6.1440	8.1920	9.2160	12.2880	16.3840	24.5760
16 kHz	– <sup>(1)</sup>	2.0480 <sup>(2)</sup>	3.0720 <sup>(2)</sup>	4.0960	6.1440	8.1920	12.2880	16.3840	18.4320	24.5760	36.8640	49.1520
32 kHz	– <sup>(1)</sup>	4.0960 <sup>(2)</sup>	6.1440 <sup>(2)</sup>	8.1920	12.2880	16.3840	24.5760	32.7680	36.8640	49.1520	– <sup>(1)</sup>	– <sup>(1)</sup>
44.1 kHz	– <sup>(1)</sup>	5.6488 <sup>(2)</sup>	8.4672 <sup>(2)</sup>	11.2896	16.9344	22.5792	33.8688	45.1584	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>
48 kHz	– <sup>(1)</sup>	6.1440 <sup>(2)</sup>	9.2160 <sup>(2)</sup>	12.2880	18.4320	24.5760	36.8640	49.1520	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>
88.2 kHz	– <sup>(1)</sup>	11.2896 <sup>(2)</sup>	16.9344	22.5792	33.8688	45.1584	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>
96 kHz	– <sup>(1)</sup>	12.2880 <sup>(2)</sup>	18.4320	24.5760	36.8640	49.1520	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>
176.4 kHz	– <sup>(1)</sup>	22.5792	33.8688	45.1584	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>
192 kHz	– <sup>(1)</sup>	24.5760	36.8640	49.1520	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>
384 kHz	24.5760	49.1520	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>	– <sup>(1)</sup>

(1) This system clock rate is not supported for the given sampling frequency.

(2) This system clock rate is supported by PLL mode.

See for clock timing requirements.



### 9.3.5.3 Clock Slave Mode with BCK PLL to Generate Internal Clocks (3-Wire PCM)

The system clock PLL mode allows designers to use a simple 3-wire I<sup>2</sup>S audio source. The 3-wire source reduces the need for a high frequency SCK, making PCB layout easier, and reduces high frequency electromagnetic interference.

The internal PLL is disabled as soon as an external SCK is supplied.

The device starts up expecting an external SCK input, but if BCK and LRCK start correctly while SCK remains at ground level for 16 successive LRCK periods, then the internal PLL starts, automatically generating an internal SCK from the BCK reference. Specific BCK rates are required to generate an appropriate master clock. [Table 10](#) describes the minimum and maximum BCK per LRCK for the integrated PLL to automatically generate an internal SCK.

**Table 10. BCK Rates (MHz) by LRCK Sample Rate for PCM510xA PLL Operation**

Sample f (kHz)	BCK (fs)	
	32	64
8	-	-
16	-	1.024
32	1.024	2.048
44.1	1.4112	2.8224
48	1.536	3.072
96	3.072	6.144
192	6.144	12.288
384	12.288	24.576

## 9.4 Device Functional Modes

### 9.4.1 External SCK and PLL Activation

As discussed in [Clock Slave Mode with BCK PLL to Generate Internal Clocks \(3-Wire PCM\)](#), the PCM510xA internal PLL supplies a SCK if an external SCK is not present at powerup.

#### 9.4.1.1 Interpolation Filter Modes

Interpolation-filter options are controlled by the FLT pin. See [Table 2](#).

#### 9.4.1.2 44.1kHz De-emphasis

De-emphasis control for 44.1kHz  $f_s$  is controlled by the DEMP pin. See [Pin Configuration and Functions](#).

#### 9.4.1.3 Audio Format

Audio format is selected by the FMT pin. See [Pin Configuration and Functions](#).

## 10 Applications and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

#### 10.1.1 Typical Applications

##### 10.1.1.1 Hardware Controlled DAC Application



**Figure 33. Simplified Schematic, Hardware-Controlled Subsystem**

##### 10.1.1.1.1 Example Design Requirements


- Device control method: Hardware control
  - Normal filter latency
  - I2S Digital Audio Interface
  - Power Rail Monitoring from 12V rail
- Single-ended 2.1V<sub>RMS</sub> analog outputs
- 3 wire I2S interface (BCK PLL)
- Single 3.3V supply

##### 10.1.1.1.2 Detailed Design Procedure

- Device control method: See [Pin Configuration and Functions](#) and [Table 2](#).
  - Normal filter latency: FLT pin tied low.
  - Audio format selection : FMT pin tied low
- Clock and PLL setup (See [Reset and System Clock Functions](#)). Ensure incoming BCK meets minimum requirements.
- XSMT pin setup for 12V monitoring.(See [External Power Sense Undervoltage Protection mode \(supported only when DVDD = 3.3V\)](#) )
- Single-supply 3.3V operation (See [Setting Digital Power Supplies and I/O Voltage Rails](#))
  - LDO

## Application Information (continued)

### 10.1.1.1.3 Application Curve



**Figure 34. 1 FFT Plot At -60db Input**

## 11 Power Supply Recommendations

### 11.1 Power Supply Distribution and Requirements

The PCM510xA is powered through the following pins:




Figure 35. Power Distribution Tree within PCM510xA

Table 11. Power Supply Pin Descriptions

NAME	USAGE / DESCRIPTION
AVDD	Analog Voltage Supply - should be 3.3V. Powers all analog IP that the DAC runs on.
DVDD	Digital Voltage Supply - This is used as the I/O voltage control and the input to the onchip LDO.
CPVDD	Charge Pump Voltage Supply - should be 3.3V
LDOO	Output from the Onchip LDO. Should be used with a 0.1uF decoupling cap. Can be driven (used as power input) with a 1.8V supply to bypass the onchip LDO for lower power consumption.
AGND	Analog Ground
DGND	Digital Ground

## 11.2 Recommended Powerdown Sequence

Under certain conditions, the PCM510xA can exhibit some pop on power down. Pops are caused by the device not having enough time to detect power loss and start the muting process.

The PCM510xA has two auto-mute functions to mute the device upon power loss (intentional or unintentional).

### XSMT = 0

When the XSMT pin is pulled low, the incoming PCM data is attenuated to 0, closely followed by a hard analog mute. This process takes  $150t_s + 0.2\text{ms}$ .

Because this mute time is mainly dominated by the sampling frequency, systems sampling at 192kHz will mute much faster than a 48kHz system.


### Clock Error Detect

When clock error is detected on the incoming data clock, the PCM510xA switches to an internal oscillator, and continues to drive the output, while attenuating the data from the last known value. Once this process is complete, the PCM510xA outputs are hard muted to ground.

#### 11.2.1 Planned Shutdown


These auto-muting processes can be manipulated by system designs to mute before power loss in the following ways:

1. Assert XSMT low  $150t_s + 0.2\text{ms}$  before power is removed.



## Recommended Powerdown Sequence (continued)

2. Stop I<sup>2</sup>S clocks (SCK, BCK, LRCK) 3ms before powerdown as shown below:



### 11.2.2 Unplanned Shutdown

Many systems use a low-noise regulator to provide an AVDD 3.3V supply for the DAC. The XSMT Pin can take advantage of such a feature to measure the pre-regulated output from the system SMPS to mute the output before the entire SMPS discharges. [Figure 36](#) shows how to configure such a system to use the XSMT pin. The XSMT pin can also be used in parallel with a GPIO pin from the system microcontroller/DSP or Power Supply.




Figure 36. Using the XSMT Pin

### 11.3 External Power Sense Undervoltage Protection mode (supported only when DVDD = 3.3V)

The XSMT pin can also be used to monitor a system voltage, such as the 24VDC LCD TV backlight, or 12VDC system supply using a voltage divider created with two resistors. (See [Figure 37](#) )

- If the XSMT pin makes a transition from “1” to “0” over 6ms or more, the device switches into external undervoltage protection mode. This mode uses two trigger levels.
- When the XSMT pin level reaches 2V, soft mute process begins.
- When the XSMT pin level reaches 1.2V, analog mute engages, regardless of digital audio level, and analog shutdown begins. (DAC and related circuitry powers down).

A timing diagram to show this is shown in [Figure 38](#).

#### NOTE

The XSMT input pin voltage range is from  $-0.3V$  to  $DVDD + 0.3V$ . The ratio of external resistors must produce a voltage within this input range. Any increase in power supply (such as power supply positive noise or ripple) can pull the XSMT pin higher than  $DVDD+0.3V$ .

For example, if the PCM510xA is monitoring a 12V input, and dividing the voltage by 4, then the voltage at XSMT during ideal power supply conditions is 3V. A voltage spike higher than 14.4V causes a voltage greater than 3.6V ( $DVDD+0.3$ ) on the XSMT pin, potentially damaging the device.

Providing the divider is set appropriately, any DC voltage can be monitored.




Figure 37. XSMT in External UVP Mode




Figure 38. XSMT Timing for Undervoltage Protection



## 11.4 Power-On Reset Function

### Power-On Reset, DVDD 3.3V Supply

The PCM510xA includes a power-on reset function shown in Figure 39. With  $V_{DD} > 2.8V$ , the power-on reset function is enabled. After the initialization period, the PCM510xA is set to its default reset state.




Figure 39. Power-On Reset Timing, DVDD = 3.3V

## Power-On Reset Function (continued)

### Power-On Reset, DVDD 1.8V Supply

The PCM510xA includes a power-on reset function shown in Figure 40 operating at DVDD=1.8V. With AVDD greater than approximately 2.8V, CPVDD greater than approximately 2.8V, and DVDD greater than approximately 1.5V, the power-on reset function is enabled. After the initialization period, the PCM510xA is set to its default reset state.




Figure 40. Power-On Reset Timing, DVDD = 1.8V

## 11.5 PCM510xA Power Modes

### 11.5.1 Setting Digital Power Supplies and I/O Voltage Rails

The internal digital core of the PCM510xA runs from a 1.8V supply. This can be generated by the internal LDO, or by an external 1.8V supply.

DVDD is used to set the I/O voltage, and to be used as the input to the onchip LDO that creates the 1.8V required by the digital core.

For systems that require 3.3V IO support, but lower power consumption, DVDD should be connected to 3.3V and LDOO can be connected to an external 1.8V source. Doing so will disable the onchip LDO.

When setting IO voltage to be 1.8V, both DVDD and LDOO must be provided with an external 1.8V supply.

### 11.5.2 Power Save Modes

The PCM510xA offers two power-save modes; standby and power-down.

When a clock error (SCK, BCK, and LRCK) or clock halt is detected, the PCM510xA automatically enters standby mode. The DAC and line driver are also powered down. The device can also be placed in standby mode via software command.

When BCK and LRCK remain at a low level for more than 1 second, the PCM510xA automatically enters power-down mode. Power-down mode disables the negative charge pump and bias/reference circuit, in addition to those disabled in standby mode. The device can also be placed in power-down mode via software command.

When expected Audio clocks (SCK, BCK, LRCK) are applied to the PCM510xA, the device starts its powerup sequence automatically.

## 12 Layout

### 12.1 Layout Guidelines

- The PCM510xA is a simple device to layout. Most engineers use a shared common ground for the entire device. GND can be consider AGND and DGND connected.
- Good system partitioning should keep digital clock and interface traces away from the differential analog outputs for highest analog performance. This reduces any high speed clock return currents influencing the analog outputs.
- Power supply and charge pump decoupling capacitors should be placed as close as possible to the device.
- The thermal pad on the underside of the package should be connected to GND.
- The top layer should be used for routing signals, whilst the bottom layer can be used for GND.




Figure 41. PCM510x Layout Example

## 13 Device and Documentation Support

### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 12. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
PCM5100A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
PCM5101A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
PCM5102A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 13.2 Community Resources

[E2E™ Audio Converters Forum TI](#)

[E2E Community](#)

### 13.3 Trademarks

System Two Cascade, Audio Precision are trademarks of Audio Precision.

DirectPath, Directpath are trademarks of Texas, Instruments, Inc..

All other trademarks are the property of their respective owners.

### 13.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, see the left-hand navigation.

### 14.1 Mechanical Data

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PCM5100APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM5100A	<a href="#">Samples</a>
PCM5100APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM5100A	<a href="#">Samples</a>
PCM5100AQPWRQ1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	P5100AQ1	<a href="#">Samples</a>
PCM5101APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM5101A	<a href="#">Samples</a>
PCM5101APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM5101A	<a href="#">Samples</a>
PCM5101AQPWRQ1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	P5101AQ1	<a href="#">Samples</a>
PCM5102APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM5102A	<a href="#">Samples</a>
PCM5102APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM5102A	<a href="#">Samples</a>
PCM5102AQPWRQ1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	P5102AQ1	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF PCM5100A, PCM5100A-Q1, PCM5101A, PCM5101A-Q1, PCM5102A, PCM5102A-Q1 :**

- Catalog: [PCM5100A](#), [PCM5101A](#), [PCM5102A](#)
- Automotive: [PCM5100A-Q1](#), [PCM5101A-Q1](#), [PCM5102A-Q1](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM5100APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
PCM5100AQPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
PCM5101APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
PCM5101AQPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
PCM5102APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
PCM5102AQPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCM5100APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
PCM5100AQPWRQ1	TSSOP	PW	20	2000	367.0	367.0	38.0
PCM5101APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
PCM5101AQPWRQ1	TSSOP	PW	20	2000	367.0	367.0	38.0
PCM5102APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
PCM5102AQPWRQ1	TSSOP	PW	20	2000	367.0	367.0	38.0

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



4040064-5/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  -  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  -  Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate design.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)